Extraction of bias-dependent parasitic source/drain resistance in MOSFETs with an advanced mobility modelCHANG, Yang-Hua; YANG, Kun-Ying.Microelectronics and reliability. 2010, Vol 50, Num 2, pp 174-178, issn 0026-2714, 5 p.Article

Metal-replaced junction for reducing the junction parasitic resistance of a TFTDONGLI ZHANG; MAN WONG.IEEE electron device letters. 2006, Vol 27, Num 4, pp 269-271, issn 0741-3106, 3 p.Article

Etude de la conversion photovoltaïque: effets des résistances parasites des photopiles = Study of the photovoltaic conversion: effects of the parasitic resistances of solar cellsNGUYEN, P. H; MICHEL, C; BOTTIN, J et al.Revue de physique appliquée. 1983, Vol 18, Num 12, pp 775-779, issn 0035-1687Article

CONDITIONS FOR START-UP IN CRYSTAL OSCILLATORSUNKRICH MA; MEYER RG.1982; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1982; VOL. 17; NO 1; PP. 87-90; BIBL. 3 REF.Article

Composite second-generation current conveyor with reduced parasitic resistanceFABRE, A; BARTHELEMY, H.Electronics Letters. 1994, Vol 30, Num 5, pp 377-378, issn 0013-5194Article

Piezoresistive coefficients of (110) silicon-on-insulator MOSFETs with 0.135/0.45/10 micrometers channel length with external forcesCHANG, W. T; LIN, J. A.Microelectronic engineering. 2009, Vol 86, Num 7-9, pp 1965-1968, issn 0167-9317, 4 p.Conference Paper

Source/drain parasitic resistance role and electrical coupling effect in sub 50nm MOSFET designJUN YUAN; ZEITZOFF, Peter M; WOO, Jason C. S et al.ESSCIRC 2002 : European solid-state circuits conferenceEuropean solid-state device research conference. 2002, pp 503-506, isbn 88-900847-8-2, 4 p.Conference Paper

InGaAs HEMT with InAs-rich InAlAs barrier spacer for reduced source resistanceKIM, T.-W; KIM, D.-H; DEL ALAMO, J. A et al.Electronics letters. 2011, Vol 47, Num 6, pp 406-407, issn 0013-5194, 2 p.Article

Modeling and Separate Extraction of Gate-Bias- and Channel-Length-Dependent Intrinsic and Extrinsic Source-Drain Resistances in MOSFETsBAE, Hagyoul; JANG, Jaeman; JA SUN SHIN et al.IEEE electron device letters. 2011, Vol 32, Num 6, pp 722-724, issn 0741-3106, 3 p.Article

Percolation resistance evolution during progressive breakdown in narrow MOSFETsLO, V. L; PEY, K. L; TUNG, C. H et al.IEEE electron device letters. 2006, Vol 27, Num 5, pp 396-398, issn 0741-3106, 3 p.Article

Improved direct determination of MOSFET saturation voltage using Fourier techniquesPICOS, Rodrigo; ROCA, Miquel; INIGUEZ, Benjamin et al.I.E.E.E. transactions on electron devices. 2004, Vol 51, Num 12, pp 2073-2077, issn 0018-9383, 5 p.Article

Leakage inductance compensation for loosely coupled transformer considering parasitic resistanceYU, X. J; CHENG, J. M.Electronics letters. 2010, Vol 46, Num 10, pp 717-719, issn 0013-5194, 3 p.Article

Closed-form model for the open circuit voltage of solar cells with shunt resistance, bias-dependent photocurrent and double exponential termsSALEEM, H; KARMALKAR, S.IET circuits, devices & systems (Print). 2012, Vol 6, Num 4, pp 211-217, issn 1751-858X, 7 p.Article

Effect of parasitic resistances on electrical characteristics of an amorphous silicon TFTGANGOPADHYAY, U; SARKAR, C. K; SAHA, H et al.Microelectronics journal. 1994, Vol 25, Num 1, pp 27-32, issn 0959-8324Article

Simple model for gate-voltage dependent parasitic resistance in short channel lightly doped drain metal oxide semiconductor field effect transistorsJUNG-IL LEE; MYUNG-BOK LEE; SANG YOUNG LEE et al.Japanese journal of applied physics. 1991, Vol 30, Num 4A, pp L535-L537, issn 0021-4922, 2Article

The sidewall resistor. A novel test structure to reliably extract specific contact resistivityLOH, W. M; WRIGHT, P. J; SCHREYER, T. A et al.IEEE electron device letters. 1986, Vol EDL-7, Num 8, pp 477-479, issn 0741-3106Article

Revisiting MOSFET threshold voltage extraction methodsORTIZ-CONDE, Adelmo; GARCIA-SANCHEZ, Francisco J; MUCI, Juan et al.Microelectronics and reliability. 2013, Vol 53, Num 1, pp 90-104, issn 0026-2714, 15 p.Article

Sub-60-nm Extremely Thin Body In_xGa_1-xAs-On-Insulator MOSFETs on Si With Ni-InGaAs Metal S/D and MOS Interface Buffer Engineering and Its ScalabilitySANGHYEON KIM; YOKOYAMA, Masafumi; TAOKA, Noriyuki et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 8, pp 2512-2517, issn 0018-9383, 6 p.Article

A Physics-Based Compact Model of Metal-Oxide-Based RRAM DC and AC OperationsPENG HUANG; XIAO YAN LIU; XING ZHANG et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 12, pp 4090-4097, issn 0018-9383, 8 p.Article

30-nm Inverted In_0.53Ga_0.47As MOSHEMTs on Si Substrate Grown by MOCVD With Regrown Source/DrainXIUJU ZHOU; QIANG LI; CHAK WAH TANG et al.IEEE electron device letters. 2012, Vol 33, Num 10, pp 1384-1386, issn 0741-3106, 3 p.Article

Accurate Extraction Method of Reverse Recovery Time and Stored Charge for Ultrafast DiodesKANG, I. H; KIM, S. C; BAHNG, W et al.IEEE transactions on power electronics. 2012, Vol 27, Num 1-2, pp 619-622, issn 0885-8993, 4 p.Article

Comparative Study on Top- and Bottom-Source Vertical-Channel Tunnel Field-Effect Transistors : Fundamentals and Applications of Advanced Semiconductor DevicesSUN, Min-Chul; KIM, Hyun Woo; KIM, Sang Wan et al.IEICE transactions on electronics. 2012, Vol 95, Num 5, pp 826-830, issn 0916-8524, 5 p.Article

Decomposition of On-Current Variability of nMOS FinFETs for Prediction Beyond 20 nmMATSUKAWA, Takashi; YONGXUN LIU; MIZUBAYASHI, Wataru et al.I.E.E.E. transactions on electron devices. 2012, Vol 59, Num 8, pp 2003-2010, issn 0018-9383, 8 p.Article

Formulation of PID Control for DC―DC Converters Based on Capacitor Current: A Geometric ContextKAPAT, Santanu; KREIN, Philip T.IEEE transactions on power electronics. 2012, Vol 27, Num 3-4, pp 1424-1432, issn 0885-8993, 9 p.Article

The Effect of Device Layout Schemes on RF Performance of Multi-Finger MOSFETs : Fundamentals and Applications of Advanced Semiconductor DevicesOH, Yongho; RIEH, Jae-Sung.IEICE transactions on electronics. 2012, Vol 95, Num 5, pp 785-791, issn 0916-8524, 7 p.Article